




**Figure 1
(Prior Art)**



**Figure 2
(Prior Art)****Schematic**

T5 model=NMOS L=L0, W=WF*3





Figure 4**Layout****Schematic****XFET2**

XFET2 model=NFET NF=3, L=L2, WF=WF2,
DIFFL=DIFF2, DIFFM=DIFFM2, DIFFR=DIFFR2


Figure 5

Figure 6





Figure 7



710 720

410 720